ARPA-E Archived Funding Opportunities

Collapse Jump to a FOA:
 
FOA Number 
FOA Title 
Announcement Type 
NOI Deadline 
CP Deadline 
FA Deadline 
 
xv
xv
xv
xv
  DE-FOA-0001736 CREATING INNOVATIVE AND RELIABLE CIRCUITS USING INVENTIVE TOPOLOGIES AND SEMICONDUCTORS (CIRCUITS) (SBIR/STTR) Funding Opportunity Announcement (FOA) 2/21/2017 05:00 PM ET 5/1/2017 05:00 PM ET

DE-FOA-0001736: CREATING INNOVATIVE AND RELIABLE CIRCUITS USING INVENTIVE TOPOLOGIES AND SEMICONDUCTORS (CIRCUITS) (SBIR/STTR)

Development of advanced power electronics with unprecedented functionality, efficiency, reliability, and form factor will help provide the U.S. a critical technological advantage in an increasingly electrified world economy. The CIRCUITS (Creating Innovative and Reliable Circuits Using Inventive Topologies and Semiconductors) program seeks to accelerate the development and deployment of a new class of efficient, lightweight, and reliable power converters based on wide bandgap (WBG) semiconductors through transformational system-level advances that enable effective operation at high switching frequency, high temperature, and low loss. Previous efforts by ARPA-E and others have primarily focused on WBG material and device development without focused consideration and redesign of the circuit topology. Such solutions do not fully exploit the potential performance improvements enabled by this new class of power semiconductor devices. Areas of particular interest for the CIRCUITS program include novel circuit topologies, advanced control and drive electronics, and innovative packaging. Such technological breakthroughs would catalyze the adoption of higher performance power converters in various critical applications (motor drives, automotive, power supplies, data centers, aerospace, ship propulsion, rail, distributed energy, and the grid) that offer significant direct and indirect energy savings and emissions reductions across electricity generation, transmission and distribution, and load-side consumption. Coupling novel and advanced circuit topologies with leading edge materials such as WBG semiconductor devices has the capacity to catalyze disruptive improvements for power electronics and subsequently for the U.S. economy.

Documents

  • CIRCUITS SBIR/STTR - Full Application (Last Updated: 6/12/2017 02:54 PM ET)

Previous Versions

  • CIRCUITS SBIR/STTR - Concept Paper (Last Updated: 1/9/2017 12:07 PM ET)
  • CIRCUITS SBIR/STTR - Concept Paper - Mod 01 (Last Updated: 1/10/2017 04:47 PM ET)
  • CIRCUITS SBIR/STTR - Full Application (Last Updated: 4/3/2017 01:01 PM ET)

Application Forms and Templates

The following forms and templates may be used as part of the application submission. Note that these forms and templates do not necessarily constitute all the documents required for a complete application. Please refer to the 'Application and Submission Information' of the published announcement to learn more about the required application content requirements.

View Application Forms and Templates

Concept Paper

  • CIRCUITS - SBIR/STTR Concept Paper Template (Last Updated: 1/9/2017 12:28 PM ET)

Full Application

  • CIRCUITS SBIR/STTR - Technical Volume Template (Last Updated: 4/3/2017 01:10 PM ET)
  • SF-424 (Last Updated: 4/3/2017 01:11 PM ET)
  • CIRCUITS SBIR/STTR - Budget Justification/ SF-424A Workbook (Last Updated: 4/3/2017 01:14 PM ET)
  • Budget Justification/ SF-424A Workbook Guidance (Last Updated: 4/3/2017 01:14 PM ET)
  • Business Assurances & Disclosures Form - Template (Last Updated: 4/3/2017 01:16 PM ET)
  • Business Assurances & Disclosures Form - Sample (Last Updated: 4/3/2017 01:17 PM ET)
  • Summary Slide Template (Last Updated: 4/3/2017 01:17 PM ET)
  • Summary for Public Release Template (Last Updated: 4/3/2017 01:18 PM ET)
  • Replies to Reviewer Comments Template (Last Updated: 4/3/2017 01:18 PM ET)
  • SBIR - VCOC Certification (Last Updated: 4/3/2017 01:32 PM ET)

Contact Information

  • ExchangeHelp@hq.doe.gov 
    Please contact the email address above for questions regarding ARPA-Eā€™s online application portal, ARPA-E eXCHANGE.
  • ARPA-E-CO@hq.doe.gov 
    Please contact the email address above for questions regarding Funding Opportunity Announcements. ARPA-E will post responses on a weekly basis to any questions that are received. ARPA-E may re-phrase questions or consolidate similar questions for administrative purposes.

Submission Deadlines

  • Concept Paper Submission Deadline: 2/21/2017 5:00 PM ET
  • Full Application Submission Deadline: 5/1/2017 5:00 PM ET
  • View Full Application Reviewer Comments Period: 7/14/2017 5:00 PM ET ā€“ 7/19/2017 5:00 PM ET